Marcelo Negreiros
Luigi Carro
ABSTRACT
In this work a BIST method for linear analog circuits with very low cost and the smallest possible analog overhead area is presented. The method is suitable to be implemented in the SoC environment, as it allows the reuse of resources already available in the system, and it is essentialy digital. Theoretical background is provided, and experimental results demonstrate the advantages and limits of the proposed approach.
- Bendat, J.S. and Piersol, A.G., "Random Data: Analysis and Measurement Procedures", Wiley, 1986, 592p. Google Scholar
Digital Library
- Kaminska, B. et all, "Analog and Mixed-Signal Benchmark Circuits - First Release", International Test Conference, 1997, pp. 183--190. Google ScholarDigital Library
- Kay, S.M., Marple Jr, S.L. "Spectrum analysis - A modern perspective", Proceedings of the IEEE, Vol. 69(11), November 1981, pp. 1380--1419.Google ScholarCross Ref
- Marzocca, C.; Corsi, F.; "Mixed-Signal Circuit Classification in a Pseudo-Random Testing Scheme". Journal of Electronic Testing: Theory & Applications (Jetta), 18(3), pp.333--342, 2002. Google ScholarDigital Library
- Negreiros, M., Carro, L., Susin, A. A. "Testing Analog Circuits Using Spectral Analysis", International Mixed-Signal Testing Workshop - IMSTW 2002, pp.429--433.Google Scholar
- Negreiros,M.;Carro,L.;Susin,A.A.; " Ultra Low Cost Analog BIST Using Spectral Analysis" Accepted for publication in 2003 IEEE VLSI Test Symposium, VTS'03. Google ScholarDigital Library
- Negreiros,M.;Carro,L.;Susin,A.A.;"Low Cost Analog BIST Using Binary Noise", Latin American Test Workshop - LATW2003, Digest of Papers, pp.229--233.Google Scholar
- Ohletz, M. J.; "Hybrid built-in self test (HBIST) for mixed ana-logue/digital integrated circuits". Proc. European Test Conf., 1991, pp. 307--316.Google Scholar
- Papoulis,A. Probability, Random Variables and Stochastic Processes. McGraw-Hill, 1991, 3rd. ed., 666p.Google Scholar
- Tofte,J.A. et all. "Characterization of a Pseudo-Random Testing Technique for Analog and Mixed-Signal Built-In-Self-Test". VTS 2000. Google ScholarDigital Library
- Zorian,Y.; Marinissen, E.J.,"System Chip Test - How Will It Impact Your Design". DAC2000, p136--141. Google ScholarDigital Library
Index Terms
- Ultimate low cost analog BIST
Recommendations
Novel low-cost and fault-tolerant reversible logic adders
A new low-cost gate is proposed with the quantum cost of 10 to be used as a parity preserving full adder with the minimum hardware complexity so far.New fault-tolerant reversible CLA, CSK and BCD adders are proposed with better design criteria.CMOS ...
Low-cost DC built-in self-test of linear analog circuits using checksums
VLSID '96: Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile CommunicationDC testing of analog circuits is inexpensive compared to AC testing and provides high coverage of many fault classes including some that are not detected by AC tests. It is also particularly effective in detecting catastrophic failures such as line ...
Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support
Binary64 arithmetic is rapidly becoming inadequate to cope with today's large-scale computations due to an accumulation of errors. Therefore, binary128 arithmetic is now required to increase the accuracy and reliability of these computations. At the ...
Comments