Reinaldo A. Bergamaschi
Yunjian W. Jiang
ABSTRACT
Early power analysis for systems-on-chip (SoC) is crucial for determining the appropriate packaging and cost. This early analysis commonly relies on evaluating power formulas for all cores for multiple configurations of voltage, frequency, technology and application parameters, which is a tedious and error-prone process. This work presents a methodology and algorithms for automating the power analysis of SoCs. Given the power state machines for individual cores, this work defines the product power state machine for the whole SoC and uses formal symbolic simulation algorithms for traversing and computing the minimum and maximum power dissipated by sets of power states in the SoC.
- R. Bergamaschi and J. Cohn, "The A to Z of SoCs," in Proceedings of the IEEE International Conference on Computer-Aided Design, IEEE, November 2002. Google Scholar
Digital Library
- D. Lidsky and J. Rabaey, "Early power exploration - a world wide web application," in Proceedings of the 33rd ACM/IEEE Design Automation Conference, (Las Vegas, NV), pp. 27--32, ACM/IEEE, June 1996. Google ScholarDigital Library
- S. Gary, P. Ippolito, G. Gerosa, C. Dietz, J. Eno, and H. Sanchez, "PowerPC 603, a microprocessor for portable computers," IEEE Design & Test of Computers, pp. 14--23, Winter 1994. Google ScholarDigital Library
- L. Benini, R. Hodgson, and P. Siege, "System-level power estimation and optimization," in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPD), pp. 173--178, ACM, August 1998. Google ScholarDigital Library
- F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, J. A, L. Lavagno, C. Passerone, A. Sangiovanni Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara, Hardware-Software Co-Design of Embedded Systems: The Polis Approach. The Netherlands: Kluwer Academic Publishers, 1997. Google ScholarDigital Library
- H. Touati, H. Savoj, B. Lin, R. Brayton, and A. Sangiovanni-Vincentelli, "Implicit state enumeration of finite state machines using BDD's," in Proceedings of the IEEE International Conference on Computer-Aided Design, (Santa Clara), pp. 130--133, IEEE, November 1990.Google Scholar
- "Power estimation in ASICs," 2001. IBM Microelectronics Application Note. Restricted access through http://www.edge.ibm.com.Google Scholar
- "PowerPC 405GP Embedded Processor User's Manual," 2001. Available for download from http://www-3.ibm.com/chips/techlib/techlib.nsf//products/PowerPC_405GP_Embedded_Processor.Google Scholar
Index Terms
- State-based power analysis for systems-on-chip
Recommendations
Power Analysis of System-Level On-Chip Communication Architectures
CODES+ISSS '04: Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumption. Managing and optimizing this important component of SoC power requires ...
Power analysis of system-level on-chip communication architectures
CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisFor complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumption. Managing and optimizing this important component of SoC power requires ...
A Low-Power Safety Mode for Variation Tolerant Systems-on-Chip
DFT '08: Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI SystemsProcess, voltage, and temperature (PVT) variations are difficult to manage in multi-core SoCs, as each core may have different voltage and reliability requirements. Indeed, common implementations of variation-tolerant techniques (e.g. dynamic voltage ...
Comments