D. Goren
ABSTRACT
This paper expands the on-chip interconnect-aware methodology for high-speed analog and mixed signal design, presented in [4], into a wider class of designs, including dense layout CMOS design. The proposed solution employs a set of parameterized on-chip transmission line (T line) devices for the critical interconnects, which is expanded to include coplanar structures while considering the silicon substrate effect. The generalized methodology contains treatment of the crossing line effects at the various design stages, including two way interaction between the post layout extraction tool and the T-line devices. The T-line device models are passive by construction, easily migratable among design environments, and allow for both time and frequency domain simulations. These models are verified by S-parameter measurements up to 110GHz, as well as by EM solver results. It is experimentally shown that the effect of properly designed discontinuities is negligible in most practical cases. The basic on-chip T-line methodology is being used extensively for numerous high-speed designs.
- H. Chang et al.,A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits, Kluwer, 1997.Google Scholar
- A. Deutsch et al., "On-chip wiring design challenges for gigahertz operation," Proc. IEEE, Vol. 89 No. 4 , April 2001, pp. 529--555.Google ScholarCross Ref
- R. Gordin, D. Goren, and M. Zelikson, "Modeling of On-Chip Transmission Lines in High-Speed AMS Design - The Low Frequency Inductance Calculation", IEEE SPI conf., pp. 129--132, Pisa, May 2002.Google Scholar
- D. Goren et al., "An Interconnect-Aware Methodology for Analog and Mixed Signal Design, Based on High Bandwidth (Over 40 GHz) On-chip Transmission Line Approach", DATE'02, Paris, 2002. Google ScholarDigital Library
- Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of Merit to Characterize the Importance of On-Chip Inductance," IEEE Trans. VLSI, Vol. 7, No. 4, pp. 442--449, Dec. 1999. Google ScholarDigital Library
- M. Reinhold et. al., "A Fully-Integrated 40Gb/s Clock and Data Recovery / 1:4 DEMUX IC in SiGe Technology", Proc. ISSCC 2001, pp. 84--85, Feb. 2001.Google Scholar
Index Terms
- On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices
Recommendations
Bandwidth improvement of rat-race couplers having left-handed transmission-line sections
A novel broadband rat-race coupler has been investigated. The coupler utilizes an artificial left-handed transmission line section for broadband phase response realization. Moreover, a narrowband model of left-handed section has been shown to prove the ...
An Interconnect-Aware Methodology for Analog and Mixed Signal Design, Based on High Bandwidth (Over 40 Ghz) On-Chip Transmission Line Approach
DATE '02: Proceedings of the conference on Design, automation and test in EuropeThis paper presents an on-chip, interconnect-awaremethodology for high-speed analog and mixed signal(AMS) design which enables early incorporation of on-chiptransmission line (T-line) components into AMS design flow.The proposed solution is based on a ...
Transmission property of flip chip package with adhesive interconnection for RF applications
The radio frequency (RF) and high frequency performance of the flip chip interconnects with anisotropic conductive film (ACF) and non-conductive film (NCF) was investigated and compared by measuring the scattering parameters (S-parameters) of the flip ...
Comments