Kaijian Shi
ABSTRACT
A hybrid hierarchical timing closure methodology has been developed to combine strength of the subchip based hierarchical timing closure method and flat design based logic-physical combined optimization method for a 1.5 million gate, high performance and ultra-low power DSP which has been used in a number of wireless applications. The principle and the implementation details of the methodology are provided.
- Cong, J. "An Interconnect-centric Design Flow for Nanometer Technologies", in Proceedings of the IEEE, vol. 89, April 2001, pp.505--527Google Scholar
Cross Ref
- Sylvester and Keutzer "Getting to the Bottom of Deep Submicron" International Conference of Computer Aided Design, ICCAD, 1998 Google ScholarDigital Library
- Lackey, D.E, " Applying placement-based synthesis for on-time system-on-a-chip design", Custom Integrated Circuits Conference, USA, 2000, pp. 121--124Google ScholarCross Ref
- Gosti, W.; Khatri, S.P.; Sangiovanni-Vincentelli, A.L, "Addressing the timing closure problem by integrating logic optimization and placement", International Conference of Computer Aided Design, ICCAD, 2001, pp. 224--231. Google ScholarDigital Library
- Hojat and Villarubbia "An Integrated Placement and Synthesis Approach for Timing Closure of PowerPC Microprocessor" International Conference of Computer Designs, ICCD, 1997 Google ScholarDigital Library
- Otten, R.H.J.M, "Timing closure: the solution and its problems", Design Automation Conference, Japan, 2000 Google ScholarDigital Library
- Tago, H.; Hashimoto, K.; Ikumi, N.; Nagamatsu, M.; Suzuoki, M.; Yamamoto, Y. "Importance of CAD tools and methodologies in high speed CPU design", Design Automation Conference, Japan, 2000, pp. 631--633 Google ScholarDigital Library
- Jason Cong, "Timing closure based on physical hierarchy", International Symposium of Physical Designs, ISPD, 2002 Google ScholarDigital Library
- Y. Cheon, D.F.Wong, "Design Hierarchy Guided Multilevel Circuit Partitioning", International Symposium of Physical Designs, ISPD, 2002, Google ScholarDigital Library
- Cong, J., Lim, S. K., and Wu, C. Performance Driven Multi-level and Multiway Partitioning with Retiming, ACM/IEEE 37th Design Automation Conference, 2000, pp. 274--279 Google ScholarDigital Library
- Chang, C.-C., Cong, J., et. al. . "Physical Hierarchy Generation with Routing Congestion Control", International Symposium of Physical Designs, ISPD, 2002 Google ScholarDigital Library
- Wei-Jin Dai, "Hierarchical physical design methodology for multi-million gate chips", International Symposium of Physical Designs, ISPD, 2001 Google ScholarDigital Library
- Chien-Chu Kuo; Wu, A.C.-H, "Delay budgeting for a timing-closure-driven design method", International Conference on Computer Aided Design, ICCAD, 2000, pp. 202--207 Google ScholarDigital Library
- Toshihiro Hattori, Yushke Nitta, et. al., "Design Methodology of a 200MHz superscalar microprocessor: SH-4", Design Automation Conference, DAC, 1998, pp. 246--249 Google ScholarDigital Library
- D.E. Hoffman, R.M. Averill, et. al. "Deep Submicron Design Techniques for the 500MHz IBM S/390 G5 Custom Microprocessor",, Proc. International Conference on Computer Design , ICCD, 1998, pp.258--263 Google ScholarDigital Library
- Benoit Clement, Etienne Lantreibecq, et. al., "Fast Prototyping: a system design flow applied to a complex system-on-chip multiprocessor design", Design Automation Conference DAC, 1999 , pp. 420--424 Google ScholarDigital Library
- S. Posluszny, N. Aoki, D. Boerstler, et. al. "Timing Closure by Design, A High Frequency Microprocessor Design Methodology " Design Automation Conference DAC, 2000, pp. 712--718 Google ScholarDigital Library
- Kaijian Shi, James Song, et. al. "Clock Distribution and Balancing in Large and Complex ASIC: Issues and solutions", DesignCon 2003, Jan, 2003Google Scholar
Recommendations
“Timing closure by design,” a high frequency microprocessor design methodology
DAC '00: Proceedings of the 37th Annual Design Automation ConferenceThis paper presents a design methodology emphasizing early and quick timing closure for high frequency microprocessor designs. This methodology was used to design a Gigahertz class PowerPC microprocessor with 19 million transistors. Characteristics of “...
Low-power timing closure methodology for ultra-low voltage designs
ICCAD '13: Proceedings of the International Conference on Computer-Aided DesignAs the supply voltage is down to the ultra-low voltage (ULV) level, timing closure becomes a serious challenge in the use of multiple power modes. Due to a wide voltage range, a very huge clock skew may occur among different power modes. To reduce this ...
Timing closure through a globally synchronous, timing partitioned design methodology
DAC '04: Proceedings of the 41st annual Design Automation ConferenceA method to mitigate timing problems due to global wire delays is proposed. The method follows closely a fully synchronous design flow and utilizes only true digital library elements. The design is partitioned into isochronous blocks at system level, ...
Comments