Ken Tseng
ABSTRACT
As processing technology scales down to the nanometer regime, capacitive crosstalk is having an increasingly adverse effect on circuit functionality, leading to increasing number of chip failures. In this paper, we propose mapping the static crosstalk functional noise problem into the well understood static timing problem. The key differences between static noise and static timing analyses, namely the injection of noise, accurate noise window propagation and register sensitive window computation are the contributions of this work. We demonstrate the effectiveness of this approach in two industrial designs by achieving 5X reduction in functional noise failures over noise propagation without considering timing of the composite noise pulse envelope, and 30X reduction in functional noise failures over net based noise failure metrics.
- K. L. Shepard and V. Narayanan, "Noise in Deep Submicron Digital Design", Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 524--531, November 1996. Google Scholar
Digital Library
- P.Chen, K.Keutzer, "Towards True Crosstalk Noise Analysis", International Conference on Computer-Aided Design, pp.132--137, 1999. Google ScholarDigital Library
- Xiao, T., Marek-Sadowska, M. "Worst delay estimation in crosstalk aware static timing analysis", International Conference on Computer Design, 2000, pp. 115--120. Google ScholarDigital Library
- Scheffer, L. "What is the appropriate model for crosstalk control?" 13th Symposium on Integrated Circuits and Systems Design, 2000, pp. 315--320. Google ScholarDigital Library
- C. J. Alpert, A. Devgan, S. T. Quay, "Buffer Insertion for Noise and Delay Optimization", IEEE Transactions on Computer-Aided Design, pp. 1633--1645, November 1999. Google ScholarDigital Library
- Hui Chen, L.; Marek-Sadowska, M., "Aggressor alignment for worst-case crosstalk noise", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume: 20 Issue: 5 , May 2001, pp. 612--621. Google ScholarDigital Library
- Shepard, K.L.; Chou, K. "Cell characterization for noise stability", Custom Integrated Circuits Conference, 2000, pp. 91--94.Google Scholar
- CeltIC User Guide, Cadence Design Systems, 2002.Google Scholar
- PacifIC User Guide, Cadence Design Systems, 2002.Google Scholar
- Levy, R.; Blaauw, D.; Braca, G.; Dasgupta, A.; Grinshpon, A.; Chanhee Oh; Orshav, B.; Sirichotiyakul, S.; Zolotov, V. "ClariNet: a noise analysis tool for deep submicron design", Design Automation Conference, 2000, pp. 233--238 Google ScholarDigital Library
- Zolotov, V.; Blaauw, D.; Sirichotiyakul, S.; Becer, M.; Oh, C; Panda, R; Grinshpon, A.; Levy, R.; "Noise Propagation and Failure Criteria for VLSI Designs", International Conference on Computer Aided Design, pp. 587--594, 2002. Google ScholarDigital Library
- Bryant, R. E., "Extraction of gate level models from transistor circuits by four-valued symbolic analysis", International Conference on Computer Aided Design, pp. 350--353, 1991.Google ScholarCross Ref
- Kuehlmann, A., Srinivasan, A., LaPotin, D. P., "Verity - A formal verification program for custom CMOS circuits", IBM J. Res. Development, Vol. 39, No. 1/2, pp. 149--165, Jan/Mar 1995. Google ScholarDigital Library
- Bryant, R. E., "Graph-based algorithm for boolean function manipulation", IEEE Trans. Computers, Vol. 35, No. 8, pp. 677--691, Aug. 1986. Google ScholarDigital Library
Index Terms
- Static noise analysis with noise windows
Recommendations
Crosstalk noise reduction in synthesized digital logic circuits
As CMOS technology scales into the deep submicrometer regime, digital noise is becoming a metric of importance comparable to area, timing, and power, for analysis and design of CMOS VLSI systems. Noise has two detrimental effects in digital circuits: ...
Dynamic Noise Analysis with Capacitive and Inductive Coupling
ASP-DAC '02: Proceedings of the 2002 Asia and South Pacific Design Automation ConferenceIn this paper we propose a dynamic noise model to verify functional failures due to crosstalk in high-speed circuits. Conventional DC noise analysis produces pessimistic results because it ignores the fact that a gate acts as a low-pass filter. In ...
A complete methodology for an accurate static noise analysis
GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSIIn signal integrity analysis, the joint effect of propagated noise through library cells, and of the noise injected on a quiet net by neighboring switching nets through coupling capacitances, must be considered in order to accurately estimate the ...
Comments