P. W. Dandekar
ABSTRACT
In the present paper, design and applications of a memory coupled network of four 8080A microprocessors are discussed. The architecture fully exploits all the inherent capabilities of a network namely, flexibility, dynamic reconfiguration, redundancy for fault-tolerance, higher throughput due to parallelism and pipelining and most effective utilisation of expensive resources. A simple and novel hardware protocole completely eliminates the communications software and provides a fast access to shared resources to each processor in the network. The network is extremely versatile and finds application in vast number of completely divergent areas.
Index Terms
- Design & application of a memory-coupled microprocessor network
Recommendations
The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe PowerPC 620 RISC microprocessor is the first chip for the application server and technical workstation product line within the PowerPC family. It utilizes a high performance microarchitecture with many advanced superscalar features to exploit ...
The PowerPC 620 microprocessor in distributed computing
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferencePowerPC 620 microprocessor was developed with distributed computing in mind. Several design techniques found in distributed applications have been employed in designing the processor core as well as the processor-system interface. Superscalar and ...
The IBM z13 multithreaded microprocessor
The IBM z13™ system is the latest generation of the IBM z Systems™ mainframes. The z13 microprocessor improves upon the IBM zEnterprise® EC12 (zEC12) processor with two vector execution units, higher instruction execution parallelism, and a simultaneous ...
Comments