ABSTRACT
Marketing surveys on data communication have indicated the possible need for a new data service. Technical studies have resulted in a number of detailed proposals for providing a service which, although functionally distinct, is physically integrated with other telecommunications services. The proposed network utilises synchronous digital transmission with a processor controlled T.D.M. switching structure. A range of speeds is available. Users data bytes are structured in 'envelopes' to provide an in-band control signalling facility. The use of a processor for switch control gives greater flexibility, allows the implementation of sophisticated diagnostics, and, with high speed inter switch signalling, reduces overall call set up times. The proposed network is hybrid in that it can operate in a conventional circuit switched mode, or operate in a 'packet' switched mode. Extensive multiplexing is used to increase transmission utilisation and reduce local area transmission costs.
Index Terms
- Features of a proposed synchronous data network
Recommendations
Jitter-tolerant clock routing in two-phase synchronous systems
ICCAD '96: Proceedings of the 1996 IEEE/ACM international conference on Computer-aided designDue to process, manufacturing and system operating conditions in a real environment, clock jitter is inevitable. In the presence of jitter, zero or near-zero skew are not really safe for reliable clock operations. Appropriate skew or useful skew can ...
Salphasic Distribution of Clock Signals for Synchronous Systems
The design of a synchronous system having a global clock must account for propagation-delay-induced phase shifts experienced by the clock signal (clock skew) in its distribution network. As clock speeds and system diameters increase, this requirement ...
Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits
This paper describes a linear programming (LP) problem formulation applicable to the static-timing analysis of large scale synchronous circuits with level-sensitive latches. Specifically, an LP formulation for the clock period minimization problem is ...
Comments