Shamik Das
ABSTRACT
We present an overview of a new monolithic fabrication technology known as three-dimensional integration. 3D integration refers to any process by which multiple conventional device layers may be stacked and electrically interconnected. By combining state-of-the-art single-wafer integration with a high-density inter-wafer interconnect, our 3D integration process is capable of providing improved circuit performance in terms of metrics such as wire length, area, timing, and energy consumption. In this paper, we will discuss the overall 3D integration process flow, as well as specific technological challenges and the issues they present to circuit designers. We will also describe how these issues may be tackled during the placement, routing, and layout stages of physical design. Finally, we will present some performance results that may be obtained by integrating circuits in three dimensions.
- M. T. Bohr. Interconnect scaling -- the real limiter to high-performance ULSI. In Proc. IEDM, pages 241--244, 1995.Google Scholar
Cross Ref
- International technology roadmap for semiconductors. http://public.itrs.net/.Google Scholar
- C. W. Eichelberger. Three-dimensional multichip module system. United States Patent 5,111,278, May 1992.Google Scholar
- V. Subramanian, P. Dankoski, L. Degertekin, B. T. Khuri-Yakub, and K. C. Saraswat. Controlled two-step solid-phase crystallization for high-performance polysilicon TFTs. IEEE Electron Device Letters, 18:378--381, Aug. 1997.Google ScholarCross Ref
- A. Fan, A. Rahman, and R. Reif. Copper wafer bonding. Electrochemical and Solid-State Letters, 2:534--536, 1999.Google ScholarCross Ref
- Y. Kwon, A. Jindal, J. J. McMahon, J.-Q. Lu, R. J. Gutmann, and T. S. Cale. Dielectric glue wafer bonding for 3D ICs. In Proc. MRS, Spring 2003.Google Scholar
- B. A. Ridley, B. Nivi, and J. M. Jacobson. All-inorganic field-effect transistors fabricated by printing. Science, 286:746--749, 1999.Google ScholarCross Ref
- A. Rahman, A. Fan, J. Chung, and R. Reif. Wire-length distribution of three-dimensional integrated circuits. In Proc. IITC, pages 233--235, 1999.Google Scholar
- A. Rahman and R. Reif. System-level performance evaluation of three-dimensional integrated circuits. IEEE Trans. on VLSI Systems, Special Issue on System-Level Interconnect Prediction, 8(6):671--678, 2000. Google ScholarDigital Library
- A. Rahman, S. Das, R. Reif, and A. Chandrakasan. Wiring requirement and three-dimensional integration technology for field-programmable gate arrays. IEEE Trans. on VLSI Systems, 2003. Google ScholarDigital Library
- K. N. Chen, A. Fan, and R. Reif. Microstructure examination of copper wafer bonding. J. Electron Mat., 30(4):331--335, 2001. Google ScholarDigital Library
- K. N. Chen, A. Fan, C. S. Tan, and R. Reif. Microstructure evolution and abnormal grain growth during copper wafer bonding. Applied Physics Letters, 81(20):3774--3776, 2002.Google ScholarCross Ref
- K. N. Chen, A. Fan, C. S. Tan, and R. Reif. Temperature and duration effect on microstructure evolution during copper wafer bonding. Journal of Electronic Materials, 32(12):1371--1374, 2003.Google ScholarCross Ref
- K. N. Chen, C. S. Tan, A. Fan, and R. Reif. Morphology and bond strength map of copper wafer bonding for advanced 3-D IC technology. Electrochemical and Solid-State Letters, 7(1):G14--G16, 2004.Google ScholarCross Ref
- K. N. Chen, A. Fan, C. S. Tan, and R. Reif. Contact resistance measurement of bonded copper interconnects for three-dimensional integration technology. IEEE Electron Device Letters, 51(2):20--22, 2004.Google Scholar
- C. S. Tan, A. Fan, K. N. Chen, and R. Reif. Low-temperature thermal oxide to plasma-enhanced chemical vapor deposition oxide wafer bonding for thin-film transfer application. Applied Physics Letters, 82(16):2649--2651, 2003.Google ScholarCross Ref
- S. Das, A. Chandrakasan, and R. Reif. Design tools for 3-D integrated circuits. In Proc. ASP-DAC, pages 53--56, 2003. Google ScholarDigital Library
- S. Das, A. Chandrakasan, and R. Reif. Three-dimensional integrated circuits: Performance, design methodology, and CAD tools. In Proc. ISVLSI, 2003. Google ScholarDigital Library
- http://vlsicad.cs.ucla.edu/GSRC/bookshelf/Slots/Placement/plFormats.html.Google Scholar
- http://openeda.org/download_lefdef.html.Google Scholar
- A. E. Dunlop and B. W. Kernighan. A procedure for placement of standard cell VLSI circuits. In IEEE Transactions on Computer-Aided Design, pages 92--98, 1985.Google ScholarDigital Library
- M. Burstein and R. Pelavin. Hierarchical wire routing. IEEE Transactions on Computer-Aided Design, CAD-2(4):223--234, 1983.Google ScholarDigital Library
- C. J. Alpert. The ISPD98 circuit benchmark suite. In ACM International Symposium on Physical Design, pages 80--85, April 1998. Google ScholarDigital Library
- J. Ousterhout et al. Magic: A VLSI layout system. In Proceedings of the 21st Design Automation Conference, pages 152--159, 1984. Google ScholarDigital Library
- S. M. Alam, D. E. Troxel, and C. V. Thompson. A comprehensive layout methodology and layout-specific circuit analyses for three-dimensional integrated circuits. In Proc. ISQED, March 2002. Google ScholarDigital Library
Index Terms
- Technology, performance, and computer-aided design of three-dimensional integrated circuits
Recommendations
Timing, energy, and thermal performance of three-dimensional integrated circuits
GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSIWe examine the performance of custom circuits in an emerging technology known as three-dimensional integration. By combining multiple device layers with a high-density inter-layer interconnect, 3D integration of a given circuit is expected to provide ...
Thermal via placement in 3D ICs
ISPD '05: Proceedings of the 2005 international symposium on Physical designAs thermal problems become more evident, new physical design paradigms and tools are needed to alleviate them. Incorporating thermal vias into integrated circuits (ICs) is a promising way of mitigating thermal issues by lowering the thermal resistance ...
MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs
In this paper, we present a new multipacking-tree (MP-tree) representation for macro placements to handle modern mixed-size designs with large macros and high chip utilization rates. Based on binary trees, the MP-tree is very efficient, effective, and ...
Comments