Shalini Ghosh
ABSTRACT
An interconnect break is a break that occurs in the interconnect wiring, which results in logic gate inputs being disconnected from the drivers and causes the wire to float. Interconnect breaks are the most common types of breaks in modern $CMOS$ integrated circuits, so testing and detecting these breaks has become very important. This paper proposes a model by which standard tests for stuck-at-faults can be used to detect interconnect breaks in a circuit. We do a worst-case analysis of the detection of these breaks and calculate the minimum number of test vectors required to detect breaks with a specified confidence level, using n-detection principles. To enhance the understanding of the breaks in the circuit, we present a statistical model based on the length distribution of the wires surrounding the floating wire where the break occurs. From the model we compute the detection probabilities of such breaks and show that the worst case of detection is when the bias voltage is the same as the logic threshold voltage.
- M. Abramovici, M. Breuer, and A. Fredman. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990.Google Scholar
- V. Champac, A. Rubio, and J. Figueras. Electrical model of the floating gate defect in CMOS IC's: Implications on IDDQ testing. IEEE Transactions on Computer-Aided Design, 1994.Google ScholarDigital Library
- W. E. Donath. Wire length distributions for placements of computer logics. IBM Journal of Research and Development, pages 152--155, 1981.Google ScholarDigital Library
- C. Hawkins, J. Soden, A. Righter, and F. Ferguson. Defect classes - an overdue paradigm for CMOS IC testing. In Proceedings of International Test Conference, pages 413--425. IEEE, October 1994. Google ScholarDigital Library
- C. Henderson, J. Soden, and C. Hawkins. The behavior and testing implications of CMOS IC logic gate open circuits. In Proceedings of International Test Conference, pages 302--310, 1991. Google ScholarDigital Library
- H. Konuk. Testing for Opens in Digital CMOS Circuits. PhD thesis, University of California, Santa Cruz, December 1996.Google Scholar
- S. Ma, P. Franco, and E. McCluskey. An experimental chip to evaluate test techniques experimental results. In Proceedings of International Test Conference, pages 663--672. IEEE, October 1995. Google ScholarDigital Library
- W. Maly. Modeling of lithography related yield losses for CAD of VLSI circuits. In IEEE Transactions on Computer-Aided Design, pages 166--177, 1985.Google ScholarDigital Library
- W. Maly, P. Nag, and P. Nigh. Testing oriented analysis of CMOS ICs with opens. In Proceedings of International Conference on Computer-Aided Design, pages 344--347, 1988.Google ScholarCross Ref
- I. Pomeranz and S. Reddy. On n-detection test sequences for synchronous sequential circuits. In Proceedings of VLSI Test Symposium, pages 336--342. IEEE, May 1997. Google ScholarDigital Library
- M. Renovell and G. Cambon. Topology dependence of floating gate faults in MOS integrated circuits. Electronics Letters, 1986.Google ScholarCross Ref
- M. Renovell and G. Cambon. Electrical analysis and modeling of floating-gate fault. IEEE Transactions on Computer-Aided Design, 1992.Google ScholarCross Ref
- S. Ross. Introduction to Probability Models. Academic Press, Inc., 4th edition, 1999. Google ScholarDigital Library
- D. Stoorbandt. A priori Wire Length Estimates for Digital Design. Kluwer Academic Publishers, 2001.Google ScholarCross Ref
- D. Stroobandt, H. Marck, and V. Campenhout. An accurate interconnection length estimation for computer logic. In Proceedings of the Sixth Great Lakes Symposium on VLSI, pages 50--55. IEEE, March 1996. Google ScholarDigital Library
- K. Thompson. Intel and the myths of test. In The Keynote Address of International Test Conference. IEEE, October 1995. Google ScholarDigital Library
- R. Wadsack. Fault modeling and logic simulation of CMOS and MOS integrated circuits. The Bell System Technical Journal, 57:1449--1474, May-June 1978.Google ScholarCross Ref
- H. Xue, C. Di, and J. Jess. Probability analysis for CMOS floating gate faults. European Design and Test Conference, 1994.Google ScholarCross Ref
Index Terms
- Estimating detection probability of interconnect opens using stuck-at tests
Recommendations
Detection probabilities of interconnect breaks
Special issue: ACM great lakes symposium on VLSIAn interconnect break is a break that occurs in the interconnect wiring, resulting in logic gate inputs being disconnected from the drivers and causing the wire to float. Interconnect breaks are the most common types of breaks in modern CMOS integrated ...
On Detection of Bridge Defects with Stuck-at Tests
If a test set for more complex faults than stuck-at faults is generated, higher defect coverage would be obtained. Such a test set, however, would have a large number of test vectors, and hence the test costs would go up. In this paper we propose a ...
Testing for Resistive Opens and Stuck Opens
ITC '01: Proceedings of the 2001 IEEE International Test ConferenceThis paper studies the behavior of stuck andresistive open defects. The effects on test results ofthree test conditions (supply voltage, speed,temperature) as well as test patterns applied areevaluated. Diagnosis schemes for stuck and resistiveopens are ...
Comments