ABSTRACT
Verification of present day SoCs is proving to be challenging due to complex interactions among various subcomponents and IPs, with multiple clock domains and diverse bus protocols. The quality of verification depends on the precision in specifying the interaction behaviors. We propose a visual specification language called CESC (Clocked Event Sequence Chart), designed to specify interaction scenarios in SoCs. CESC provides a unique mechanism for representating multiple clock domains, based upon which event occurrences and interactions among different subcomponents can be represented. CESC has a pictorial and textual syntax, and a formal semantics to enable rigorous analysis. The semantics is based on standard notions of partial ordering and timed event traces. CESC is useful in many ways in formalizing SoC verification flows, namely, formalization of verification scenarios, synthesis of protocol checkers and consistency checking of specification versus implementation. This paper describes an algorithm to translate CESC scenarios to protocol checkers used in SoC verification flow. A few examples from industrial designs are included to illustrate the applicability of this formalism in specifying bus transactions and properties of protocols.
- Cumming, P. The TI OMAP™ Platform Approach to SoC, Winning the SoC Revolution, Ed. Martin, G. and Chang, H., Kluwer Academic Publishers, 2003.Google Scholar
- Foster, H., Krolnik, A. and Lacey, D. Assertion-Based Design. Kluwer Academic Publishers, 2003. Google ScholarDigital Library
- Accellera, Property Specification Language Ref Manual, version 1.01, 2003.Google Scholar
- Halbwachs, N. Synchronous Programming of Reactive Systems. Kluwer Academic Publishers, 1993. Google ScholarDigital Library
- ITU-T, ITU-T Recommendation Z.120: Message Sequence Charts (MSC), Geneva, 1996.Google Scholar
- Object Management Group: http://www.omg.org/Google Scholar
- Verisity Design Inc. web site : http://www.verisity.com/Google Scholar
- Bunker, A. and Gopalakrishnan, G. Using Live Sequence Charts for Hardware Protocol Specification and Compliance Verification, Proc. 6th IEEE Intl. High-Level Design Validation and Test Workshop. (HLDVT'01), 2001. Google ScholarDigital Library
- Andre, C., Peraldi-Frati, M-A. and Rigault, J-P. Scenario and Property Checking of Real-Time Systems Using a Synchronous Approach, Proc. 4th Intl. Symp. on Object-Oriented Real-Time Distributed Computing, 2001. Google ScholarDigital Library
- Harel, D. and Marelly, R. Playing with Time: On the Specification and Execution of Time-Enriched LSCs, Proc. IEEE/ACM Intl. Symp. on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS 2002), 2002. Google ScholarDigital Library
Index Terms
- CESC: a visual formalism for specification and verification of SoCs
Recommendations
Specification, Refinement and Verification of Concurrent Systems—An Integration of Object-Z and CSP
This paper presents a method of formally specifying, refining and verifying concurrent systems which uses the object-oriented state-based specification language Object-Z together with the process algebra CSP. Object-Z provides a convenient way of ...
A formal requirements engineering method for specification, synthesis, and verification
SEE '97: Proceedings of the 8th International Conference on Software Engineering Environments (SEE '97)This paper presents a formal requirements engineering method capturing specification, synthesis, and verification. Being multi-paradigm, our approach integrates individual established formal methods: temporal logics are used to express abstract ...
Experiences with specification and verification in LOTOS: a report on two case studies
WIFT '95: Proceedings of the 1st Workshop on Industrial-Strength Formal Specification TechniquesWe consider the problems of verifying properties of LOTOS specifications with specific reference to two case studies, one of which was proposed by an industrial collaborator. The case studies present quite different verification requirements and we ...
Comments