skip to main content
10.1145/988952.989038acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

CESC: a visual formalism for specification and verification of SoCs

Published:26 April 2004Publication History

ABSTRACT

Verification of present day SoCs is proving to be challenging due to complex interactions among various subcomponents and IPs, with multiple clock domains and diverse bus protocols. The quality of verification depends on the precision in specifying the interaction behaviors. We propose a visual specification language called CESC (Clocked Event Sequence Chart), designed to specify interaction scenarios in SoCs. CESC provides a unique mechanism for representating multiple clock domains, based upon which event occurrences and interactions among different subcomponents can be represented. CESC has a pictorial and textual syntax, and a formal semantics to enable rigorous analysis. The semantics is based on standard notions of partial ordering and timed event traces. CESC is useful in many ways in formalizing SoC verification flows, namely, formalization of verification scenarios, synthesis of protocol checkers and consistency checking of specification versus implementation. This paper describes an algorithm to translate CESC scenarios to protocol checkers used in SoC verification flow. A few examples from industrial designs are included to illustrate the applicability of this formalism in specifying bus transactions and properties of protocols.

References

  1. Cumming, P. The TI OMAP™ Platform Approach to SoC, Winning the SoC Revolution, Ed. Martin, G. and Chang, H., Kluwer Academic Publishers, 2003.Google ScholarGoogle Scholar
  2. Foster, H., Krolnik, A. and Lacey, D. Assertion-Based Design. Kluwer Academic Publishers, 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Accellera, Property Specification Language Ref Manual, version 1.01, 2003.Google ScholarGoogle Scholar
  4. Halbwachs, N. Synchronous Programming of Reactive Systems. Kluwer Academic Publishers, 1993. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. ITU-T, ITU-T Recommendation Z.120: Message Sequence Charts (MSC), Geneva, 1996.Google ScholarGoogle Scholar
  6. Object Management Group: http://www.omg.org/Google ScholarGoogle Scholar
  7. Verisity Design Inc. web site : http://www.verisity.com/Google ScholarGoogle Scholar
  8. Bunker, A. and Gopalakrishnan, G. Using Live Sequence Charts for Hardware Protocol Specification and Compliance Verification, Proc. 6th IEEE Intl. High-Level Design Validation and Test Workshop. (HLDVT'01), 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Andre, C., Peraldi-Frati, M-A. and Rigault, J-P. Scenario and Property Checking of Real-Time Systems Using a Synchronous Approach, Proc. 4th Intl. Symp. on Object-Oriented Real-Time Distributed Computing, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Harel, D. and Marelly, R. Playing with Time: On the Specification and Execution of Time-Enriched LSCs, Proc. IEEE/ACM Intl. Symp. on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS 2002), 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. CESC: a visual formalism for specification and verification of SoCs

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSI
      April 2004
      479 pages
      ISBN:1581138539
      DOI:10.1145/988952

      Copyright © 2004 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 26 April 2004

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • Article

      Acceptance Rates

      Overall Acceptance Rate312of1,156submissions,27%

      Upcoming Conference

      GLSVLSI '24
      Great Lakes Symposium on VLSI 2024
      June 12 - 14, 2024
      Clearwater , FL , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader