Sanjay Pant
ABSTRACT
Power supply integrity analysis is critical in modern high perfor-mance designs. In this paper, we propose a stochastic approach to obtain statistical information about the collective IR and LdI/dt drop in a power supply network. The currents drawn from the power grid by the blocks in a design are modelled as stochastic processes and their statistical information is extracted, including correlation infor-mation between blocks in both space and time. We then propose a method to propagate the statistical parameters of the block currents through the linear model of the power grid to obtain the mean and standard deviation of the voltage drops at any node in the grid. We show that the run time is linear with the length of the current wave-forms allowing for extensive vectors, up to millions of cycles, to be analyzed. We implemented the approach on a number of grids, including a grid from an industrial microprocessor and demonstrate its accuracy and efficiency. The proposed statistical analysis can be use to determine which portions of the grid are most likely to fail as well as to provide information for other analyses, such as statistical timing analysis.
- G. Steele, D. Overhauser, S. Rochel and Z, Hussain, "Full-chip verification methods for DSM power distribution systems," in Proc. DAC, pp. 744--749, 1998. Google Scholar
Digital Library
- S. Taylor, "The challenge of designing global systems in UDSMCMOS," in Proc CICC, pp.429--435, 1999.Google Scholar
- A. Chandrakasan, W. J. Bowhill and F. Fox, Design of high performance microprocessor circuits, NY: IEEE Press, 2001. Google ScholarDigital Library
- S. R. Nassif and J. N. Kozhaya, "Fast power grid simulation," in Proc. DAC, pp. 156--161, 2000. Google ScholarDigital Library
- M. Zhao, R. V. Panda, S. S. Sapatnekar and D. Blaauw, "Hierarchical analysis of power distribution networks," in IEEE Trans. on CAD, pp. 159--168, 2002. Google ScholarDigital Library
- R. Panda, D. Blaauw, R. Chaudhry, V. Zolotov, B. Young and R. Ramaraju, "Model and analysis for combined package and on-chip power grid simulation," in Proc. ISLPED, pp. 179--184, 2000. Google ScholarDigital Library
- A. Dharchoudhury, R. Panda, D. Blaauw and R. Vaidyanathan, "Design and Analysis of Power Distribution Networks in PowerPC microprocessors," in Proc. DAC, 1998. Google ScholarDigital Library
- A. Krstic and K. Cheng, "Vector generation for maximum instan-taneous current through supply lines for CMOS circuits," in Proc. DAC, pp. 383--388, 1997. Google ScholarDigital Library
- Y. M. Jiang, T. Young and K. Cheng, "VIP--an input pattern gen-erator for identifying critical voltage drop for deep submicron designs," in Proc. ISLPED, pp. 156--161, 1999. Google ScholarDigital Library
- H. Kriplani, F. Najm, I. Hajj, "Pattern independent maximum cur-rent estimation in power and ground buses of CMOS VLSI circuits," in IEEE Trans. on CAD, vol. 14. no. 8, pp. 998--1012, 1995. Google ScholarDigital Library
- G. Bai, S. Bobba and I.N. Hajj, "RC power bus maximum voltage drop in digital VLSI circuits," in Proc. ISQED, pp. 205--210, 2001. Google ScholarDigital Library
- George R. Cooper, Clare D. McGillem, Probabilistic Methods of Signal and System Analysis, Oxford Series, 1998.Google Scholar
Index Terms
- A stochastic approach To power grid analysis
Recommendations
Power grid physics and implications for CAD
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceMuch research has been done lately concerning analysis and optimization techniques for on-chip power grid networks.However, all of these approaches assume a particular model or behavior of the power delivery.In this paper, we describe the first detailed ...
Power Grid Physics and Implications for CAD
An accurate analysis of supply noise in power distribution networks is essential to ensure reliable performance in high-performance designs. Recently, several analysis and optimization techniques for on-chip power grid networks have been proposed. ...
Power distribution in high-performance design
ISLPED '98: Proceedings of the 1998 international symposium on Low power electronics and designPower distribution design in high-performance chips is a task that is not eased through the application of power reduction techniques. Although the average power of a high-performance design can be reduced, the peak to average power current ratio of ...
Comments